What is Verilog?

What is Verilog - Verilog is a Hardware Description Language; a textual format for describing electronic circuits and systems. Applied to electronic design, Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis (testability analysis and fault grading) and for logic synthesis.

module jdflipflop(q,qbar,clk,rst,d);
	output reg q;
	output qbar;
	input clk, rst;
	input d;

	assign qbar = ~q;

	always @(posedge clk)
	begin
		if (rst)
			q <= 0;
		else
			q <= d;
	end
endmodule

Read More

What is VHDL?

What is VHDL - VHDL (VHSIC Hardware Description Language) is a hardware description language that can model the behavior and structure of digital systems at multiple levels of abstraction, ranging from the system level down to that of logic gates, for design entry, documentation, and verification purposes.

Read More

What is SystemVerilog?

SystemVerilog is an IEEE standard for hardware description and hardware verification language. It is used to model, design, simulate, test, and implement electronic systems. SystemVerilog is based on Verilog with some extensions (superset of Verilog) and since 2008, Verilog is become an IEEE standard. 

Read More